TSMC’s 5nm EUV Making Progress: PDK, DRM, EDA Instruments, third Occasion IP Prepared

TSMC mentioned this week it has accomplished the event of SoCs design instruments which are manufactured utilizing 5nm manufacturing know-how (CLN5FF, N5). The corporate identified that a few of its alpha prospects (utilizing pre-production instruments and customized designs) have already began the manufacturing of chips utilizing the N5 manufacturing course of. HVM) in 2020.

TSMC's N5 is the corporate's second technology manufacturing know-how, which makes use of each deep ultraviolet (DUV) and excessive ultraviolet (EUV) lithography. The method can use EUVL on as much as 14 layers (a noticeable advance from N7 + utilizing EUVL on 4 noncritical layers) to attain vital enhancements in density. TSMC says that in comparison with N7 (1st Gen 7nm, DUV solely) N5 know-how chip designers can cut back the realm of ​​their designs by ~ 45% and enhance the transistor density by about 1.8x , It should additionally enhance the frequency by 15% (with the identical complexity and energy) or cut back the facility consumption by 20% (with the identical frequency and complexity).

PPA enhancements for brand spanking new course of applied sciences
Knowledge disclosed by firms throughout convention calls, press conferences and press releases

TSMC

16FF +
vs
20SOC
10FF
vs
16FF +
7FF
vs
16FF +
7FF
vs
10FF
7FF +
vs
7FF
5FF
vs
7FF

energy
60%
40%
60%
50%
70%
> 37%
~ 17%
45%

TSMC lately accomplished the event of N5, and its Alpha prospects, who’ve entry to pre-production instruments, are already risking creating chips utilizing this know-how. Within the meantime, TSMC has accomplished its 5 nm Design Guidelines Handbook (DRM), Course of Design Kits (PDKs) and SPICE (Built-in Round Simulation Simulation Program) for purchasers who wish to work with a sturdy model of the design infrastructure.

Along with TSMC's instruments, chip designers may also use complete digital design automation (EDA) instruments from ANSYS, Cadence, Mentor Graphics, and Synopsys. TSMC says that these firms' EDA packages absolutely assist N5 DRM to make sure the mandatory accuracy, routing functionality for optimized efficiency and different facets of the know-how. Clearly all instruments have been licensed by the contract producer of semiconductors.

Lastly, TSMC and its companions have developed a complete N5 IP portfolio that’s at present centered totally on HPC and cellular SoCs. The TSMC Base IP contains standardized high-density, high-performance cell libraries and storage compilers. The corporate's companions now provide a spread of IP cores for N5 SoCs, together with DDR, LPDDR, MIPI, PCIe and USB PHYs.

"TSMC's 5-nanometer know-how presents our prospects essentially the most superior logic course of within the trade to fulfill the exponentially rising demand for AI and 5G computing energy," mentioned Cliff Hou, vice chairman of analysis and growth / know-how growth TSMC. "5-nanometer know-how requires deeper co-optimization of design know-how. Due to this fact, we work seamlessly with our ecosystem companions to make sure that we offer customer-eligible silicon-validated IP blocks and EDA instruments. As all the time, we attempt to assist prospects succeed with silicon for the primary time and speed up their time to market. "

All instruments required to develop chips utilizing N5 manufacturing know-how at the moment are out there from TSMC and its companions.

Associated Studying

Supply: TSMC

Leave a Comment

This site uses Akismet to reduce spam. Learn how your comment data is processed.